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Abstract
Silicon reliability is a key challenge facing the micro-
processor industry. Processors need to be designed such
that they are resilient against both soft errors and lifetime
reliability phenomena. However, techniques developed to
address one class of reliability problems may impact other
aspects of silicon reliability. In this paper, we show that
Redundant Multi-Threading (RMT), which provides soft
error protection, exacerbates lifetime reliability. We then
explore two different architectural approaches to tackle
this problem, namely, Dynamic Voltage Scaling (DVS) and
partial RMT. We show that each approach has certain
strengths and weaknesses with respect to performance, soft
error coverage, and lifetime reliability. We then propose
and evaluate a hybrid approach that combines DVS and
partial RMT. We show that this approach provides better
improvement in lifetime reliability than DVS or partial
RMT alone, buys back a signiﬁcant amount of performance
that is lost due to DVS, and provides nearly complete soft
error coverage.
I. Introduction
Silicon reliability is a key challenge facing the mi-
croprocessor industry today. Lower supply voltages and
increased transistor integration densities are making pro-
cessors increasingly vulnerable to soft errors due to ex-
ternal high-energy particles such as neutrons. Particle-
induced soft errors are a problem for both memory arrays
as well as the latches and logic within the processor core
[24]. In addition, continued scaling has also increased the
susceptibility of processors to several lifetime reliability
phenomena, such as Electromigration, Time-Dependent
Dielectric Breakdown, and Thermal Cycling [29], [30].
Therefore, processors have to be designed to provide
adequate protection against both soft errors and lifetime
reliability.
A number of architecture-level solutions have been
proposed to tackle silicon reliability problems. Soft error
mitigation techniques include Redundant Multithreading
(RMT) [19], [13], [27] and Architecture Vulnerability
Factor (AVF) reduction techniques [34]. In the area of life-
time reliability, the proposed protection techniques include
Dynamic Reliability Management [29], spatial redundancy
[31], and dynamic veriﬁcation [5], [7]. Previous works
have focused on addressing soft errors or lifetime reliabil-
ity individually and have not considered how techniques
that are developed for one class of reliability problems
may impact other aspects of silicon reliability. However,
in order to design reliable processors, it is important to
consider these interactions. For example, the redundant
threads of a single program in RMT could lead to increased
activity within the chip, which could in turn accelerate the
wear out of certain on-chip structures. Although there have
been studies into reducing the performance overheads of
RMT [15], [11], [16], [17], to the best of our knowledge
there has been no prior work that has explored how soft
error protection mechanisms impact lifetime reliability.
Since soft errors and lifetime reliability are both important
problems, techniques that protect the processor against
these phenomena would have to co-exist on the same chip.
Therefore, it is important to understand how silicon relia-
bility is affected by these interactions and develop practical
solutions to effectively balance between performance, soft
error coverage, and lifetime reliability. Towards this end,
this paper makes the following contributions:
• We analyze the impact of a widely studied RMT
design, namely, Simultaneous and Redundantly
Threaded (SRT) [19] processors, on lifetime reliabil-
ity. We ﬁnd that RMT can cause 3%-17% reduction in
the lifetime reliability across the 26 SPEC CPU2000
benchmarks. We ﬁnd that thermal cycling in the
package to be the main reason for this degradation
in lifetime reliability.
• We ﬁrst analyze whether we can leverage Dynamic
Voltage Scaling (DVS) that is already available inmost processors today to alleviate the lifetime reliabil-
ity impact. We ﬁnd that DVS can improve the lifetime
reliability of an RMT-based processor by 10%-28%
but leads to a severe degradation in performance.
• We then explore the use of a temperature-tracking
“partial” RMT [12] scheme where the redundant
thread is disabled in response to elevated operating
temperatures. Our partial RMT scheme improves per-
formance of redundant execution by 13%-29% but
only slightly improves the lifetime reliability of RMT
and signiﬁcantly reduces the soft error coverage.
• Finally we present a hybrid scheme that combines
DVS with partial RMT. We show that this hybrid
approach provides improvements in the lifetime re-
liability of RMT comparable to DVS, delivers perfor-
mance comparable to partial RMT and also provides
soft error coverage comparable to fully redundant
execution.
The organization of the rest of the paper is as follows.
The next section discusses the related work and the
experimental methodology is described in Section III.
The experimental results are presented in Section IV and
Section V concludes this paper.
II. Background and Related Work
In this section, we review key related work on soft
errors and lifetime reliability.
A. Soft Errors
Particle-induced soft errors occur due to the interaction
of external particles, typically high-energy neutrons, with
silicon. Although considered a problem for only large
memory arrays (e.g., caches) in the past, soft errors now
pose a challenge for even the latches and logic within the
processor core [24]. At the architecture level, the soft error
vulnerability of the various structures within a processor
can be analyzed using the Architecture Vulnerability Factor
(AVF) methodology [14], [6]. The AVF quantiﬁes the
probability that a fault in a structure within the processor
will manifest itself as an error in the externally visible
state and takes into account the fact that not all bits that
ﬂow through the processor would necessarily affect the
Architecturally Correct Execution (ACE).
Protection against soft errors at the architecture level
can be provided using coding techniques, and also through
spatial and temporal redundancy. A widely studied form
of temporal redundancy is Redundant Multi-Threading
(RMT) [19], wherein a single program is replicated into
two or more redundant threads that execute independently,
for example on the multiple thread-contexts of an SMT
processor or on the cores of a multicore processor. The
outputs of these redundant threads are compared and any
mismatch in their values is used to ﬂag an error. All the
hardware structures that lie between the input-replication
and output-comparison points, which constitute what is
called the “Sphere of Replication” (SoR), are protected
through redundant execution whereas those structures that
lie outside the SoR are protected through other means,
such as ECC or spatial redundancy. Although RMT is
an effective technique to detect soft errors, it imposes
signiﬁcant performance overheads. Addressing the per-
formance overheads of RMT has been an active area of
research in recent years. The basic optimization approach
has been to use some form of “partial RMT” [20], [12],
where the redundant thread is sometimes disabled, thereby
trading off soft error coverage for improved performance.
The proposed partial RMT mechanisms include exploit-
ing dynamic instruction reuse [15], [11] and using high-
conﬁdence speculation as a substitute for redundant execu-
tion [16], [17]. There has also been prior work on reducing
the bandwidth overheads of RMT [27]. None of these prior
works have considered the impact of RMT on the lifetime
reliability of the processor.
B. Lifetime Reliability
Unlike soft errors, lifetime reliability phenomena
(which are also referred to as “hard errors”) lead to
permanent damage. Hard errors can appear during fabri-
cation in the form of defects or later in the ﬁeld due to
wearout and aging, which can be exacerbated by extreme
environmental conditions, such as high temperatures, high
voltages, electrostatic discharge, etc. Examples of life-
time reliability phenomena include Electromigration (EM),
Stress Migration (SM), Thermal Cycling (TC), Time-
Dependent Dielectric Breakdown (TDDB), and Negative
Bias Temperature Instability (NBTI).
Analytical models for these lifetime reliability phenom-
ena and a methodology for their use in architecture simu-
lations are discussed in [29] and [31]. In their Reliability-
Aware Micro-Processor (RAMP) framework, the authors
present models that express the reliability in terms of the
Mean-Time To Failure (MTTF) of a microarchitectural
structure for a particular lifetime reliability phenomenon,
such as EM or TC. These models calculate the MTTF at
any given point of time based on static parameters, such
as material-dependent constants, and dynamically varying
parameters, such as activity factor and temperature. We
now present a brief overview of the RAMP methodology.
We use RAMP to evaluate lifetime reliability in our
experiments. The interested reader is referred to [29] and
[31] for more details about the reliability models and the
MTTF calculation methodology.
In RAMP, every microarchitectural structure whosereliability is to be calculated (e.g., ALUs, register-ﬁles), is
assigned an initial reliability budget (expressed in Failures-
in-Time or FIT) for each of the ﬁve lifetime reliability
phenomena (EM, SM, TC, TDDB, and NBTI). RAMP
models only low-frequency thermal cycling effects on
the package. The initial FIT-value of each structure is
calculated based on the total lifetime reliability budget of
the processor: FITtarget. RAMP assumes that FITtarget
is evenly distributed across the ﬁve reliability phenomena
and that the failure rate due to a particular phenomenon
for a given structure is proportional to its area. In or-
der to model age-related wearout more accurately, where
lower failure rates are seen earlier in the lifecycle of a
structure, lognormal distributions are used for the different
failure mechanisms. After the initial assignment of the FIT
budgets, the reductions in the lifetimes of the different
structures at runtime are calculated based on dynamically
varying parameters, such as temperature, which can be
obtained from an architecture simulator that is augmented
with power and thermal models. Finally, RAMP uses
Monte Carlo simulation to calculate the MTTF of the entire
processor from the lognormal lifetime distributions of the
various structures and failure mechanisms.
A variety of architecture level techniques have been pro-
posed for addressing lifetime reliability problems. Srini-
vasan et al. [29] propose the use of Dynamic Reliability
Management to meet lifetime reliability targets. In [31],
the authors propose the use of spares for key microar-
chitectural structures to use in the event of an error and
also to exploit the spatial redundancy that is inherent
in high-performance microprocessors (e.g., multiple func-
tional units) to provide graceful degradation. In [21], the
authors propose to leverage the scan-chain logic within
superscalar processors to isolate hard faults. The use of
dynamic veriﬁcation techniques to detect hard errors within
the processor core are proposed in [5] and [7]. Recent work
has proposed architecture-level solutions to mitigate NBTI
problems [32].
III. Experimental Setup
Our experiments were carried out via execution-driven
simulation using the SimpleScalar 3.0 simulator [9], which
we modiﬁed to simulate RMT. The design space for RMT
is large, depending on which structures are chosen to
be included within the SoR. Moreover, RMT could be
implemented as multiple threads running within a single
core, or as redundant threads running on multiple cores
of a multicore processor [13]. In this paper, we study
the Simultaneous and Redundantly Threaded (SRT) [19]
RMT scheme, which has been proposed to provide soft
error detection by extending the microarchitecture of SMT
processor cores. Although multicore processors are gaining
popularity in the microprocessor market, several commer-
cially available multicore processors still use hardware
multi-threading within each core (e.g., IBM POWER6,
Intel Nehalem, SUN Niagara), which can be leveraged to
implement SRT-based soft error protection.
In SRT, the L1 cache interfaces serve as the input-
replication and output-comparison points. One of the re-
dundant threads in the thread-pair runs ahead of the other
and hence these threads are referred to as the “leading”
and “trailing” threads respectively. In order to improve
performance, SRT uses three additional microarchitectural
structures: (i) a Branch Outcome Queue (BOQ), (ii) a
Load Value Queue (LVQ), and (iii) a Store Checking
Buffer (SCB). More details about the design of these three
structures are given in [19] and [13]. In this paper, we
use the term “RMT” to refer to the overall redundancy
approach and the term “SRT” to refer to the speciﬁc
mechanism that we evaluate. Our SRT processor ﬂoorplan
is an extension of Alpha 21264 ﬂoorplan [25] and includes
the LVQ, BOQ, and SCB. We place these additional
structures in the ﬂoorplan so that they are co-located with
the other microarchitectural blocks that are accessed in
the same pipeline stage or in adjacent stages in order to
minimize delay. For example, the BOQ is placed adjacent
to the branch predictor since the trailing thread accesses
the BOQ in the same pipeline stage that the leading thread
accesses the branch predictor.
We use Wattch [8] for modeling power, HotSpot [25]
for simulating the temperature behavior, and the HotSpot
leakage power model [26] to calculate leakage power. We
sample the temperature of all the structures every 10K
cycles during the simulation. We modify SimpleScalar to
include the RAMP reliability models [29], [31]. As in
prior work [29], [31], we use a FITtarget value of 4000,
which we distribute across the various failure modes and
we calculate the initial FIT rate due to a particular failure
mode for a structure based on its area, as described in
Section II-B. We use all 26 benchmarks from the SPEC
CPU2000 benchmark suite in our evaluations [28]. The
benchmarks were compiled for the Alpha ISA and use the
reference input set. We perform detailed simulation of the
ﬁrst 100-million instruction SimPoint for each benchmark
[23]. The parameters of our baseline SRT processor model
are given in Table I. Our technology parameters are based
on the 65 nm process for which industry data is available.
Why Would the Lifetime Reliability of SRT Processors
Be Different from SMT Processors? Although both SRT
and SMT provide multiple hardware thread contexts, SRT
extends the SMT microarchitecture to efﬁciently support
redundant multi-threading by exploiting certain unique
properties of redundant execution. For example, using an
LVQ allows the trailing thread to obtain the value of aload without having to access the cache, whereas it is not
generally possible to avoid a cache access on a load for a
thread running on an SMT processor. Similarly, the BOQ
provides perfect branch-prediction for the trailing thread
whereas it is very challenging to provide perfect branch-
prediction in the general case. As [19] quantitatively
demonstrates, using these additional structures to build
an SRT processor signiﬁcantly boosts the performance of
RMT compared to running redundant threads on an SMT
core. This signiﬁcant boost in performance is the result of a
correspondingly higher utilization of the microarchitectural
resources within the core [15], [11], [16], [17]. The prior
works have looked at the performance impact. In this paper
we examine the lifetime reliability impact.
IV. Results
Given the rising soft error rates for the logic and
latches within the processor core, processors will have
to implement mechanisms such as RMT to meet the soft
error budgets. In addition to providing adequate soft error
coverage it is desirable that RMT-based processors do not
degrade single-thread performance (i.e., the performance
should be as if there was no redundant thread competing
for the hardware resources). It is also desirable that the
lifetime reliability of an RMT-based processor not exceed
the budget set for earlier (non-redundant) generations of
the same processor family. In this paper, we look at the
lifetime reliability issue and use the lifetime reliability of
the single-threaded execution mode as a proxy for the
desired lifetime reliability. In the ﬁrst set of results, we
quantify this reduction in lifetime reliability due to RMT.
We then evaluate two different approaches to buy back this
lifetime reliability loss: (i) DVS (Section IV-B) and (2)
partial RMT (Section IV-C). We ﬁnally present the results
for a hybrid scheme that combines DVS and partial RMT.
We assume a series failure-model for lifetime reliability.
This model captures the scenario where the ﬁrst structure
to fail will lead to a complete failure of the processor [31].
We believe that the series failure-model is a reasonable
assumption for two reasons. First, one of the primary
motivations for RMT is to provide soft error protection for
commodity microprocessors where structural duplication
techniques, such as the use of spares, may be prohibitive
to incorporate due to cost. Second, even in high-end
processors, structural duplication is used only to protect
components that lie outside the processor core, such as the
caches and I/O controllers [18]. Since the SoR of SRT is
completely internal to the core, the failure of any structure
within the SoR will lead to a failure of the processor as a
whole.
Technology Parameters
Process Technology 65 nm
Supply Voltage 1.3 V
Clock Frequency 3 GHz
Ambient Temperature 45 C
Processor Parameters
Pipeline Width 8
Fetch-Queue Size 16
Branch-Predictor Type Bimodal, with 2K-entry table
RAS Size 64
BTB Size 2K-entry 4-way
Branch-Misprediction Latency 7
ROB Size 128
LSQ Size 64
Integer ALUs 6
Integer Multipliers/Dividers 2
FP ALUs 4
FP Mult./Div./Sqrt. 2
L1 Cache Ports 4
L1 D-Cache 32 KB 4-way with 32B line-size
L1 I-Cache 32 KB 2-way with 32B line-size
L2 Uniﬁed Cache 256 KB 4-way with 64B line-size
I-TLB 128 entries 4-way
D-TLB 256 entries 4-way
TLB Miss-Latency 30 cycles
Main Memory Latency 200 cycles
TABLE I. Baseline processor conﬁguration
A. Impact of Redundant Multi-Threading
on Processor Lifetime Reliability
We ﬁrst test the hypothesis that the increased level of
activity within the processor due to redundant execution
could accelerate the wearout of the structures that they
stress. We conduct an experiment where we analyze the
reduction in the processor lifetime reliability due to redun-
dant execution for the SPEC CPU2000 benchmarks. The
results from this experiment are given in Figure 1. Each
bar in Figure 1 corresponds to a particular benchmark and
shows the reduction in lifetime reliability due to SRT with
respect to the single-threaded execution mode. We can see
that SRT can reduce the lifetime reliability by 3%-17%,
with an average lifetime reduction of 7% across all 26
benchmarks. The impact on reliability is especially strong
for the integer benchmarks, whose average lifetime reduc-
tion is 11%, whereas the degradation for ﬂoating-point
workloads is 4%. In general, across all the benchmarks, we
ﬁnd that the main cause for lifetime reliability is thermal
cycling in the package due to high operating temperatures
in the integer register-ﬁle. We now explain the reasons for
these trends.
The MTTF due to thermal cycling, MTTFTC, is given
by the equation:
MTTFTC ∝ (
1
T − Tambient
)q
where, T and Tambient are the average temperature of the
structure and the ambient temperature respectively, and q is
the Cofﬁn-Manson exponent [29]. As in the prior work on
RAMP [29], we use a q value of 2.35 for the package.17
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Fig. 1. Degradation in processor lifetime reli-
ability due to SRT.
As the equation indicates, high operating temperatures
have a signiﬁcant impact on TC due to the exponential
relationship between temperature and MTTFTC. In our
experiments we ﬁnd the integer register-ﬁle to be the
hottest structure, a result that concurs with previous studies
on the thermal behavior of processors [25] and leads to
a signiﬁcant amount of thermal cycling. Interestingly, we
ﬁnd that thermal cycling due to hotspots in the integer
register-ﬁle to be the primary cause for processor lifetime
degradation even for the ﬂoating-point benchmarks. In
order to determine why this happens, we proﬁled the
benchmarks to determine their instruction mix. The break-
down of the instruction mix for the benchmarks, classiﬁed
into integer and ﬂoating-point instructions, are given in
Table II. The classiﬁcation of load and store instructions
into the two categories are based on whether they operate
on integer or ﬂoating-point registers. As we expect, a
large fraction (82.4% on average) of the instructions in
the integer benchmarks are indeed integer instructions.
As a result, there are a large number of accesses to the
integer register-ﬁle, which increases the temperature of this
structure. The eon benchmark experiences the least degra-
dation in lifetime reliability. This is due to the presence
of a signiﬁcant number of ﬂoating-point instructions, as
shown in Table II(a), which reduces the number of physical
accesses to the integer register-ﬁle.
As we can see in Table II(b), several ﬂoating-point
benchmarks also have a considerable number of integer
instructions and therefore these benchmarks also exercise
the integer register-ﬁle. In fact, mesa, art, and apsi
have a signiﬁcantly higher number of integer instruc-
tions than ﬂoating-point instructions. However, since the
overall percentage of integer instructions in the integer
benchmarks is signiﬁcantly higher than in the ﬂoating-
point benchmarks, the integer benchmarks impact lifetime
reliability to a greater extent, as shown in Figure 1.
Benchmark Instruction Mix (%)
Integer Floating-Point
Instructions Instructions
gzip 88.27 0.0
bzip2 85.74 0.09
gap 87.67 0.0
parser 83.96 0.0
perlbmk 86.25 0.1
mcf 79.0 1.06
twolf 82.98 4.81
vortex 82.3 0.1
gcc 86.65 0.0
crafty 88.5 0.1
vpr 72.98 16.57
eon 64.3 24.01
Average 82.4 3.9
(a) Integer Benchmarks
Benchmark Instruction Mix (%)
Integer Floating-Point
Instructions Instructions
galgel 48.51 46.18
ammp 44.44 47.59
mesa 72.29 18.95
swim 34.86 64.66
sixtrack 18.26 79.85
equake 36.54 59.48
lucas 26.5 72.92
facerec 48.64 45.92
apsi 50.24 46.71
art 52.32 33.94
applu 17.1 82.22
fma3d 45.08 50.85
wupwise 49.06 40.98
mgrid 12.71 87.0
Average 39.8 55.5
(b) Floating-Point Benchmarks
TABLE II. Percentage of integer and ﬂoating-
point instructions in the benchmarks.
To summarize, thermal cycling due to high operating
temperatures in the integer register-ﬁle is the primary
reason for degradation in the lifetime reliability due to
SRT. Although SRT is effective in providing protection
against soft errors, it has a detrimental effect on lifetime
reliability. We now explore two different approaches to
mitigate this problem.
B. Improving Lifetime Reliability through
Dynamic Voltage Scaling
Dynamic Voltage Scaling (DVS) is a standard
power/temperature management feature found in proces-
sors today. DVS can provide a cubic reduction in the
power density, which can help reduce the temperature of
the chip. However, since DVS scales both the voltage and
the clock frequency, this reduction in power comes at the
expense of performance. We now study whether we can
simply leverage DVS to reduce thermal cycling in SRT-
based processors.Our DVS scheme is based on the feedback-based ap-
proach proposed by Skadron et al. [25], which uses a
Proportional-Integral (PI) controller to manage tempera-
ture. This scheme works as follows. Given a tempera-
ture threshold, which is the maximum temperature within
which we would like to operate all the on-chip structures,
and a gain value, the difference between the current
temperature and the threshold value is used to set the
scaling factor. As in [25], we use a gain value of 10, allow
the DVS settings to vary in steps from 50% to 100% of the
nominal voltage, and use a low-pass ﬁlter to the controller
output to prevent frequent DVS actions due to temperature
ﬂuctuations. Note that although reducing the voltage could
increase the soft error rate (SER) per bit, the range of
voltages used by our DVS scheme has negligible impact
on the SER for the 65nm process technology [22].
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Fig. 2. Impact of Dynamic Voltage Scaling on
lifetime reliability and performance.
A key parameter that determines the temperature at
which an unit operates is the temperature threshold at
which DVS is triggered. Higher the threshold value, lower
is the likelihood of triggering DVS, which can in turn
provide higher performance. However, this higher perfor-
mance comes at the cost of decreased lifetime reliability.
On the other hand, lowering the threshold value to improve
lifetime reliability could lead to signiﬁcant performance
loss. In order to analyze these tradeoffs, we evaluate
DVS with three threshold values: 83 C, 85 C, and 87 C
respectively. The results from these experiments are given
in Figure 2. Figure 2(a) quantiﬁes the improvement in
lifetime reliability with DVS and Figure 2(b) gives the
corresponding performance impact. The bars for DV S83,
DV S85, and DV S87 correspond to the three temperature
thresholds. As Figure 2(a) indicates, the use of DVS
provides signiﬁcant improvements in lifetime reliability
for the integer benchmarks. The DV S83, DV S85, and
DV S87 schemes provide 42.3%, 30.1%, and 18.8% im-
provements in lifetime reliability respectively. However,
these improvements come at the cost of a signiﬁcant
slowdown in performance as shown in Figure 2(b). The
mcf benchmark shows an interesting behavior. mcf gains
large improvements in lifetime reliability but suffers very
little performance degradation over the non-DVS based
SRT system. We ﬁnd that mcf has the lowest IPC (0.397)
among all the benchmarks. This is due to the fact that
mcf experiences a signiﬁcantly higher miss-rate in the
L1 data cache than the other benchmarks. The L1 D-
cache miss-rate for mcf is 41.2%, which is signiﬁcantly
higher than that for the benchmark with the second highest
miss-rate - gzip - whose L1 D-cache miss-rate is 12%.
As a result, mcf experiences a larger number of stalls
and therefore grossly underutilizes the processor resources,
thereby resulting in a cooler temperature proﬁle. This, in
turn, causes DVS to be triggered less often. However,
during those occasional short-duration periods when the
mcf workload does elevate the operating temperature,
we ﬁnd that the temperatures can be high enough to
impact the lifetime reliability. Engaging DVS during these
short intervals reduces the operating temperature thereby
improving lifetime reliability.
Although gap shows a lifetime improvement trend
similar to mcf, the IPC of the former is much higher (1.66)
and therefore incurs a higher performance penalty than
mcf due to DVS as shown in Figure 2(b). As we expect
from the results in Section IV-A, the lifetime improvements
and the corresponding performance losses for the ﬂoating-
point benchmarks are lower than those for the integer
benchmarks.
Between the three DVS schemes, we can observe that
the use of progressively higher temperature thresholds
results in larger drops in lifetime reliability whereas the
performance trends scale more or less linearly with the
thresholds. The reason for this is as follows. For all threeBenchmark Single − Threaded PRMT83 PRMT85 PRMT87
ROB LSQ ISQ Regs ROB LSQ ISQ Regs ROB LSQ ISQ Regs ROB LSQ ISQ Regs
gzip 48 25 19 32 46 25 17 29 46 25 17 29 46 25 17 29
bzip2 34 24 17 21 34 25 16 20 34 25 16 20 34 25 16 20
gap 27 21 14 17 26 21 13 15 26 21 13 15 26 21 13 15
parser 42 23 15 29 42 24 14 27 42 24 14 27 42 24 14 27
perlbmk 18 17 11 11 17 16 10 10 17 16 10 10 17 16 10 10
mcf 51 44 15 25 51 36 14 28 51 36 14 28 51 36 14 28
twolf 51 34 23 33 50 34 22 32 50 34 22 32 50 34 22 32
vortex 67 56 46 42 68 55 46 42 68 55 46 42 68 55 46 42
gcc 17 24 7 8 19 18 10 10 19 18 10 10 19 18 10 10
crafty 25 19 14 15 25 19 14 14 25 19 14 14 25 19 14 14
vpr 56 49 17 38 56 49 17 37 56 49 17 37 56 49 17 37
eon 23 22 17 17 23 22 16 16 23 22 16 16 0 0 0 0
galgel 72 48 62 60 27 23 20 19 0 0 0 0 0 0 0 0
ammp 83 60 54 63 83 66 51 59 83 66 51 59 0 0 0 0
mesa 68 49 50 47 69 53 48 45 69 53 48 45 0 0 0 0
swim 88 50 84 74 88 49 81 71 64 36 59 52 30 15 27 24
sixtrack 87 43 64 71 87 43 62 70 87 43 62 70 29 14 22 24
equake 93 87 52 69 93 86 52 68 5 5 3 4 0 0 0 0
lucas 100 41 48 83 100 41 48 73 100 41 48 73 79 35 40 65
facerec 84 58 74 70 84 58 73 68 78 55 63 63 24 17 20 19
apsi 56 43 41 46 56 43 40 45 56 43 40 45 0 0 0 0
art 67 40 53 53 67 48 49 49 67 48 49 49 67 48 49 49
applu 86 66 67 70 84 66 66 70 27 23 21 23 6 5 5 5
fma3d 60 56 49 47 61 57 48 46 29 26 23 22 5 4 4 4
wupwise 56 31 49 46 56 34 46 43 26 16 22 20 0 0 0 0
mgrid 98 72 91 82 98 72 90 80 98 72 90 80 98 72 90 80
TABLE III. Architectural Vulnerability Factors of key structures within the Sphere of Replication in
the single-threaded mode and for the PRMT83, PRMT85, and PRMT87 partial RMT policies.
DVS schemes, we ﬁnd that TC is still the primary reason
for degradation in lifetime reliability. Since MTTFTC
is proportional to ( 1
T−Tambient)2.35, a linear change in
temperature has an exponential impact on TC. On the other
hand, temperature and frequency are related linearly [10].
Since performance depends on the frequency, the perfor-
mance curves show a linear variation with temperature for
the DVS schemes. With the use of higher temperature
thresholds, the effectiveness of DVS starts diminishing.
Although the integer benchmarks still beneﬁt from the
DV S87 scheme, most ﬂoating-point benchmarks get neg-
ligible improvements in lifetime reliability (since their
operating temperatures remain below the trigger threshold
temperature) and consequently experience little slowdown
in performance.
Summary: There are merits and demerits to using DVS.
On the positive side, on average, it improves lifetime reli-
ability to a larger extent than it degrades performance, al-
though the gap between the two narrows at higher tempera-
tures. The average lifetime improvements across the entire
benchmark suite for the DV S83, DV S85, and DV S87
schemes are 28%, 18%, and 10% respectively, whereas the
corresponding performance degradations are 16%, 10%,
and 5% respectively. On the other hand, since SRT itself
imposes signiﬁcant performance penalties, the additional
slowdown due to DVS could lead to unacceptably low
single-thread performance. Choosing higher temperature
thresholds to offset these performance losses can diminish
the effectiveness of DVS in improving lifetime reliability.
Therefore, although DVS is a candidate solution to tackle
lifetime reliability in SRT processors and is a standard
feature in most processors today, we cannot directly use it
due to its negative performance impact.
C. Improving Lifetime Reliability through
Partial Redundant Multi-Threading
Partial RMT is a technique to address the performance
impact of redundant execution. In partial RMT, parts of the
redundant thread are not executed to trade off soft error
coverage for improved performance [15], [11], [16], [17],
[33]. From the lifetime reliability perspective, the removal
of instructions from the SoR can reduce the contention for
structures such as the integer register-ﬁle, which could in
turn lower temperatures and hence reduce TC. Therefore,
it is interesting to explore whether partial RMT could be a
viable approach to balance soft error coverage with lifetime
reliability.
We evaluate the performance, soft error coverage, and
the lifetime reliability impact of a temperature-tracking
partial RMT scheme. This scheme works as follows.
Similar to DVS, our partial RMT scheme also uses a
temperature threshold. At the start of the execution, we
run the processor in SRT mode through the thermal
and performance warmup phases (as described in Section
III), then continue redundant execution for another 10K
cycles, and ﬁnally measure the temperatures of all the
structures. (Recall that 10K cycles is our temperature
sampling interval). If the maximum temperature of all the
components is below the threshold value, we continue the
fully redundant execution and therefore get complete soft
error coverage. However, when the maximum temperature
exceeds the threshold, we disable SRT and switch to the
single-threaded execution mode until the temperature fallsbelow the threshold. Once the temperature goes below the
threshold, we re-enable SRT. Therefore, during periods
when SRT is disabled, soft error coverage is compromised.
As with DVS, we use a low-pass ﬁlter to avoid frequent
switches between the SRT and single-threaded mode due to
temperature ﬂuctuations. In the case of DVS, the selection
of a particular temperature threshold affects only lifetime
reliability and performance. In partial RMT, the threshold
value also affects soft error coverage, in particular the
Architectural Vulnerability Factor (AVF) of the structures
within the SoR [14], [6]. In our experiments, we use the
same three temperature thresholds as before: 83 C, 85 C,
and 87 C, and we refer to the corresponding partial RMT
policies as PRMT83, PRMT85, and PRMT87 respec-
tively. The improvement in lifetime reliability with respect
to SRT for these partial RMT policies is given in Figure
3(a). Unlike DVS, turning off redundant execution always
provides a performance beneﬁt and therefore we plot the
performance improvement, rather than the slowdown, of
partial RMT with respect to SRT in Figure 3(b). In Table
III, we present the average AVFs of the Reorder Buffer
(ROB), Load/Store Queue (LSQ), Issue Queue (ISQ),
which includes both the integer and ﬂoating-point queues,
and the register ﬁles (Regs). We present the AVFs of these
structures when the processor runs in the single-threaded
mode, as well as those of the three partial RMT policies. A
higher AVF value indicates that the given structure is more
vulnerable to soft errors and the goal of SRT is to reduce
the AVFs to zero via redundant execution. From Figure 3,
we can see that the use of partial RMT results in signiﬁcant
performance gains (28.6%, 23.4%, and 13% for PRMT83,
PRMT85, and PRMT87 respectively). However, partial
RMT provides only a small beneﬁt in terms of lifetime
reliability. The three policies provide an average lifetime
reliability improvement of only 7.3%, 6.7%, and 5.5% with
respect to SRT, which is signiﬁcantly less than the beneﬁts
provided by DVS for the same temperature threshold
values. For the integer workloads, the lifetime reliability
and performance trends remain invariant across all three
policies, except for eon.
For all three temperature thresholds, we ﬁnd that re-
dundant execution is disabled most of the time for the
integer benchmarks in response to their high operating tem-
peratures. Therefore, the use of partial RMT signiﬁcantly
compromises the soft error coverage for these workloads
and the AVFs do not decrease with the use of higher
threshold values, as shown in Table III. However, since the
processor is protected via SRT for the ﬁrst 10K cycles, the
AVFs for the partial RMT policies are slightly lower than
those for the single-threaded mode. A few of the workloads
(e.g., the AVF of the LSQ for bzip2) in Table III show
a small increase in the AVF of certain structures for the
partial RMT modes. This counter-intuitive result is an
artifact of how we compute the average AVF. In reality, at
the end of a SimPoint, there are typically a few instructions
whose ACE-ness is unknown because the benchmark is
not allowed to run to completion and therefore we cannot
determine what impact, if any, those instructions would
have on the architected state of the machine [6]. Therefore,
based on whether we assume these instructions to be ACE
or un-ACE, the AVF would vary over a range. Since we
found these AVF ranges to be small, we merely present
the average over each such range. The small difference in
the AVF values between the single-threaded and partial-
RMT modes in Table III is within these small ranges and
therefore correspond to roughly equivalent AVF values.
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Fig. 3. Impact of partial RMT on lifetime relia-
bility and performance.
Several ﬂoating-point benchmarks switch back and
forth between the redundant and single-threaded execution
modes and show prominent reductions in their AVF values
as we go in for higher temperature thresholds. In fact, the
AVFs of several ﬂoating-point benchmarks drop to zero for
PRMT87 as a result of their operating temperature beingBenchmark Single − Threaded PRMT85 HY B85
ROB LSQ ISQ Regs ROB LSQ ISQ Regs ROB LSQ ISQ Regs
gzip 48 25 19 29 46 25 17 29 10 6 5 6
bzip2 34 24 17 21 34 25 16 20 7 5 4 4
gap 27 21 14 17 26 21 13 15 7 5 3 4
parser 42 23 15 29 42 24 14 27 8 4 3 5
perlbmk 18 17 11 11 17 16 10 10 7 7 4 4
mcf 51 44 15 25 51 36 14 28 6 5 3 2
twolf 51 34 23 33 50 34 22 32 7 6 3 2
vortex 67 56 46 42 68 55 46 42 15 12 11 9
gcc 17 24 7 8 19 18 10 10 2 2 1 1
crafty 25 19 14 15 25 19 14 14 5 4 3 3
vpr 56 49 17 38 56 49 17 37 7 6 2 4
eon 23 22 17 17 23 22 16 16 1 1 1 1
galgel 72 48 62 60 0 0 0 0 0 0 0 0
ammp 83 60 54 63 83 66 51 59 3 2 2 2
mesa 68 49 50 47 69 53 48 45 4 3 3 3
swim 88 50 84 74 64 36 59 52 12 6 11 10
sixtrack 87 43 64 71 87 43 62 70 11 5 10 10
equake 93 87 52 69 5 5 3 4 0.08 0.06 0.06 0.06
lucas 100 41 48 83 100 41 48 73 14 9 9 11
facerec 84 58 74 70 78 55 63 63 4 3 3 3
apsi 56 43 41 46 56 43 40 45 4 3 2 3
art 67 40 53 53 67 48 49 49 7 5 5 5
applu 86 66 67 70 27 23 21 23 10 8 8 8
fma3d 60 56 49 47 29 26 23 22 2 2 1 1
wupwise 56 31 49 46 26 16 22 20 1 1 1 1
mgrid 98 72 91 82 98 72 90 80 17 13 16 14
TABLE IV. Architectural Vulnerability Factors of key structures within the Sphere of Replication
for the HY B85 policy. The single-threaded mode and PRMT85 AVFs are shown to facilitate data
comparison.
below the threshold value most of the time and therefore
not requiring SRT to be disabled. However, the AVFs of
the integer benchmark eon also show sensitivity to partial
RMT. We now provide a more detailed explanation for
these results. We can observe that the lifetime reliability
beneﬁts of using partial RMT (Figure 3(a)) are comparable
to the degradation in lifetime reliability of the processor
due to SRT (Figure 1) for several integer benchmarks.
As mentioned previously, the integer benchmarks operate
in single-threaded mode most of the time due to their
high operating temperatures. However, we can see that
the bars in Figure 3(a) are consistently lower than those
in Figure 1, except for eon. This is because we run
the processor in SRT mode through the thermal and
performance warmup phases and for the ﬁrst 10K cycles
of execution, during which time the temperature rises.
The temperature rise is especially sharp for benchmarks
such as gzip, bzip2, vortex, and mcf, which we ﬁnd
undergo a higher amount of thermal cycling during those
ﬁrst 10K cycles of redundant execution. Although SRT is
subsequently disabled for these benchmarks, the overall
lifetime reliability of the processor is impacted during this
initial part of the execution.
The eon benchmark and the ﬂoating-point workloads
show a different trend. We ﬁnd that these workloads show
improvements in their lifetime reliability to a greater extent
than they show reductions in their lifetime reliability due
to SRT. As we can see in Figure 3(a), the bars for
these workloads are higher than the corresponding bars
in Figure 1. In order to understand why this happens, we
analyzed the pattern of accesses to the integer register-
ﬁle for all the workloads. As Table II shows, the ﬂoating-
point benchmarks have varying degrees of instructions in
their instruction mix and eon has a sizable number of
ﬂoating-point instructions as well. At runtime, we ﬁnd that
the accesses to the integer register-ﬁle tend to occur in
clusters of consecutive integer instructions in the single-
threaded mode. In SRT mode, these clusters are larger due
to integer instructions from both the leading and trailing
threads accessing the integer register-ﬁle, thereby affecting
its temperature. In the case of partial RMT, where the pro-
cessor moves back and forth between the single-threaded
and SRT modes, we ﬁnd that the integer instructions get
interspersed with ﬂoating-point instructions. As a result
of this, the number of consecutive accesses to the integer
register-ﬁle are lower in partial RMT mode than in both the
single-threaded and SRT modes. This pattern of accesses
has a “cooling” effect on the integer register-ﬁle and hence
these benchmarks show a greater improvement in their
lifetime reliability.
Summary: Between DVS and partial RMT, we ﬁnd that
the lifetime reliability beneﬁts obtained by modulating
voltage and frequency trumps toggling of the redundant
execution. This trend is especially pronounced for the in-
teger benchmarks, where the operating temperature in even
the single-threaded mode is quite high. Although disabling
SRT lowers temperatures by a small amount, DVS is a
much more effective knob to manage temperature and life-
time reliability. Moreover DVS can improve lifetime relia-
bility without compromising soft error coverage, whereas
partial RMT reduces soft error coverage. However, DVSdegrades single-thread performance whereas partial RMT
can boost single-thread performance. Given these relative
strengths and weaknesses of DVS and partial RMT, it
would be interesting to combine both techniques such that
we can better balance lifetime reliability with soft error
protection and also get good single-thread performance.
We now explore one such hybrid technique.
D. Combining DVS with Partial RMT
The goal of our hybrid scheme is to effectively respond
to temperature violations while attempting to maximize
performance. In order to accomplish this, we leverage the
unique beneﬁts that DVS and partial RMT each provide.
That is, we use DVS as the primary knob for controlling
temperature and use partial RMT to boost performance.
We implement this hybrid technique as follows. As with
the two previous approaches, a control action is initiated
in response to the operating temperature crossing a given
temperature threshold value. When a temperature violation
is detected, we ﬁrst disable SRT. We then allow the pro-
cessor to run in the single-threaded mode and measure the
temperature every 10K cycles. If the operating temperature
drops below the threshold, we re-enable SRT without hav-
ing to invoke DVS. However if the operating temperature
does not drop below the threshold for three successive
measurement intervals (i.e., 30K cycles), we invoke the
DVS controller and select the appropriate scaling factor
based on the most recent temperature measurement. Once
voltage and frequency have been scaled, we allow the
processor to run with SRT disabled. Therefore, during
the interval between when the response is initiated and
when the next temperature measurement indicates that the
temperature has dropped below the threshold, the DVS
mechanism stays engaged. The performance loss due to
operating the processor at the lower frequency is offset to
some degree by running in the single-threaded mode, but
at the expense of reduced soft error coverage. Once we
detect that the temperature has fallen below the threshold,
we scale up the voltage and frequency appropriately and
re-enable SRT.
We have evaluated our hybrid scheme for all three
temperature thresholds, but present the graphs only the
85 C threshold due to space reasons. To summarize the
results across the three thresholds, we ﬁnd that the hybrid
scheme provides 12.6%-29.3% improvement in lifetime
reliability over SRT while slowing down performance by
3.3%-12.8% compared to SRT. The lifetime improvement
and performance impact of the hybrid scheme, which
we refer to as HY B85, are given in Figures 4(a) and
4(b). Each set of bars in the graphs presents the results
for HY B85 alongside those of DV S85 and PRMT85 to
show the comparative trends. The AVFs of the structures
within the SoR for all three schemes along with those
of the single-threaded execution are given in Table IV.
From Figure 4(a), we can see that HY B85 provides
good improvement in lifetime reliability across the entire
benchmark suite (19.8% on average). This improvement
is better than that provided by DVS or by partial RMT
individually. Although this lifetime improvement comes
with a performance penalty (5.9% on average), this penalty
is less severe than DVS, as shown in Figure 4(b). We
can see in Table IV that the HY B85 scheme signiﬁcantly
reduces the AVFs of all the structures, providing either
complete, or nearly complete, coverage against soft errors
for almost all the benchmarks. In the case of the other two
temperature thresholds, we found that the AVFs of all the
structures show a similar trend and the hybrid approach
provides good coverage against soft errors.
In terms of lifetime reliability, the integer benchmarks
derive the most beneﬁt from the hybrid scheme. This is
due to the fact that these benchmarks trigger both partial
RMT and DVS to reduce temperature and the combination
of these two techniques yields the best improvements in
lifetime reliability. Although engaging DVS results in a
signiﬁcant slowdown, some of this performance loss is
offset by the fact that SRT is disabled and the processor
runs in the single-threaded mode. Moreover, since both
partial RMT and DVS are engaged in response to a
temperature emergency for these benchmarks, the window
of time for which the processor runs in single-threaded
mode is much shorter than in the PRMT85 approach. As a
result the AVFs of the integer benchmarks are signiﬁcantly
lower with HY B85 than with PRMT85, as shown in Table
IV. The performance slowdown for mcf is much lower
than those for the other integer benchmarks for the same
reasons as discussed in Section IV-B.
In general, most ﬂoating-point benchmarks break even
(or nearly break even) with the performance of SRT since
they operate at a lower temperature than the integer bench-
marks and trigger the thermal management mechanism
less often. However, there are variations in the lifetime
improvement characteristics as well as the performance
behavior across the ﬂoating-point benchmarks. In case
of ammp, mesa, apsi, and art, HY B85 provides the
best improvement in lifetime reliability. The operating
temperatures for this workload run below the threshold
value of 85 C most of time. However, when a temperature
emergency does occur, we ﬁnd that both the partial RMT
and the DVS mechanisms are engaged, thereby provid-
ing good improvements in lifetime reliability. For swim,
sixtrack, lucas, and mgrid, HY B85 provides less
improvement than DV S85 and incurs a signiﬁcant per-
formance slowdown. These benchmarks cause the pro-
cessor to operate at a higher temperature, as a result of
which DVS remains engaged for a longer duration oftime and disabling SRT does not adequately offset the
slowdown in performance over this long period. Moreover,
since the processor operates in the single-threaded mode
during this long time interval, these workloads also get
less soft error coverage, as indicated by the higher AVF
values for these benchmarks in Table IV. The lifetime
reliability improvement for equake, applu, fma3d, and
wupwise with HY B85 are comparable to PRMT85. For
these benchmarks, we ﬁnd that disabling SRT by itself
provides most of the required reduction in temperature
and DVS is engaged only brieﬂy to bring the temperature
below the threshold value.
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Fig. 4. Impact of the hybrid partial RMT
scheme for the 85 C temperature threshold.
V. Conclusions and Future Work
Silicon reliability is one the key challenges facing
the microprocessor industry. Architects have to design
processors that are resilient against soft errors and lifetime
reliability, while still delivering high performance to appli-
cations and users. Although a large body of research exists
on tackling soft errors and lifetime reliability individually,
there has been little work on how reliability mechanisms
developed to address one type of reliability problem might
impact other aspects of silicon reliability. In this paper,
we explore how Redundant Multi-Threading (RMT), a
mechanism for protecting processors against soft errors,
affects lifetime reliability. We evaluate three different
approaches to mitigate this problem, namely, Dynamic
Voltage Scaling (DVS) that is available in processors today,
partial RMT, and a hybrid scheme which utilizes both
DVS and partial RMT. Each approach has certain strengths
and weaknesses with respect to performance, soft error
coverage, and lifetime reliability. In future work, we plan
to explore how one could use information about the actual
wearout of various microarchitectural structures using hard
error sensors [3], [4] and AVF predictors [33], [1] to be
used to balance between these different ﬁgures of merit.
We also plan to study how other tunable partial redundancy
techniques [16], [2] can be used in conjunction with these
sensors to craft reliability management policies.
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